11/5/2022 0 Comments What is amd k10However, if the instruction generates addressed memory requests using the base register and offset (for example, movapd xmm0, ), the instruction increases up to 6-9 bytes, depending on the offset. Namely, SSE2 – a simple instruction with operands of register-register type (for example, movapd xmm0, xmm1 ) – is 4 bytes long. Pic 1: A few adjacent long instructions limit the decoding speed during instructions fetch 16-byte blocks. As a result, it is impossible to decode three instructions per clock in such cases. However, some x86 instructions may be 16 bytes long and in some algorithms the length of a few adjacent instructions may be greater than 5 bytes. At 16 bytes per clock the instructions are fetched fast enough for K8 and Core 2 processors to send three instructions with the average length of 5 bytes for decoding every clock cycle. A CPU on K10 micro-architecture fetches instructions from the L1I cache in aligned 32-byte blocks, while K8 and Core 2 processors fetch instructions in 16-byte blocks. Processors load blocks of instructions from the cache and then pick out instructions that need to be sent for decoding. By performing the predecoding during loading into cache the instructions boundaries can be determined beyond the decoding pipes, which allows maintaining steady decoding rate independent of instructions format and length. Instruction labeling info is stored in special fields of the L1I cache (3bits of predecoding info per each byte of instructions). To ensure that the identification of the instructions length doesn’t affect the decoding speed, K8/K10 processors decode instructions while the lines are being loaded into L1I cache. x86 instructions have variable length, which makes it harder to determine their boundaries before decoding starts. WHAT IS AMD K10 CODEProcessor starts the code processing from fetching instructions from the L1I instruction cache and their decoding. In our today’s article I am going to try and reveal all the new architecture details and see what practical value they will have for us. So far let’s take a look at the innovations introduced in the new AMD micro-architecture. Sempron (codenamed Spica) – 1 core, clock frequencies start at 2.2-2.4GHz, AM2+ Socket.īut this is all in the future. Phenom X2 (codenamed Kuma) – 2 cores, 2MB 元 cache, clock frequencies starting at 2.2-2.6GHz, AM2+ Socket Īthlon X2 (codenamed Rana) – 2 cores, no 元 cache, clock frequencies start at 2.2GHz, AM2+ Socket Later in early 2008 AMD promises to introduce “lite” modifications of their new processors, such as: Phenom X4 (codenamed Agena) – 4 cores, 2MB 元 cache, clock frequencies starting at 2.2-2.4GHz, AM2+ Socket. Phenom FX (codenamed Agena FX) – 4 cores, 2MB 元 cache, clock frequencies starting at 2.2-2.4GHz, AM2+ Socket, F+ In Q4 2007 AMD promises to increase Opteron working frequencies up to 2.4-2.5GHz and release desktop processors on K10 micro-architecture: So far, AMD has to immediately start selling processors in order to improve its financial situation, so the first one to start selling will be the quad-core server processor model working at 2.0GHz. With every new revision and transition to finer production technologies the power consumption will keep lowering and the working frequencies will keep growing. Looks like the main obstacle on the way to higher working frequencies was the fact that four cores running at high speed consume much more power than the platform TDP actually allows. Unfortunately, AMD engineers failed to hit mass production quantities with the current revision of high-frequency chips. The first processors on this new micro-architecture will be server Opteron chips based on a core codenamed Barcelona. AMD promises to introduce its new quad-core processors with K10 micro-architecture in the end of August – beginning of September this year.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |